2007 · 19 citations · 3 references
EngineeringElectrical EngineeringAnalog ElectronicsLow-power DesignMicroelectronicsAnalog Integrated CircuitsCmos Circuit DesignCurrent-voltage CharacteristicsIntegrated Circuit DesignMixed-signal Integrated Circuit DesignPower DividersAnalog MultipliersBandwidthCmos Analog Circuit DesignCmos Analog Integrated CircuitsCurrent-mode Circuit DesignLinearityMultiplier DesignPower Consumption
In this paper a novel differential input four quadrant current mode CMOS multiplier/divider circuit is presented. The translinear loops operating in the weak inversion mode are the basic building blocks in realization scheme. The circuit characterized with high accuracy over a wide signal dynamic range and very low power consumption. The simulation results show a linearity error of 2.8%, a -3dB bandwidth of about 19MHz and a maximum power consumption of 9μW.
3
A novel current-mode very low power analog cmos four quadrant multiplier
M. Gravati, Maurizio Valle, Giuseppe Ferri et al. · 2005 · 72 citations