“Bulldozer” a new approach to mult ithreaded compute performance

Abstract

Presents a collection of slides covering the following: Bulldozer x86 architecture; multithreaded computer architecture; core microarchitecture; prediction-directed instruction prefetch; data prefetchers; thread control and selection; Bulldozer ISA and feature extension; and power efficiency and APM.