RowClone - Concepedia

Abstract

Several system-level operations trigger bulk data copy or initialization. Even though these bulk data operations do not require any computation, current systems transfer a large quantity of data back and forth on the memory channel to perform such operations. As a result, bulk data operations consume high latency, bandwidth, and energy--degrading both system performance and energy efficiency.

References

Page 1

	Year	Citations
Memory resource management in VMware ESX server Carl A. Waldspurger ACM SIGOPS Operating Systems Review EngineeringOperating SystemsVmware Esx ServerIdle Memory TaxEdge Computing	2002	1.2K
A case for intelligent RAM David A. Patterson, Thomas E. Anderson, Neal Cardwell, IEEE Micro Hardware SecurityIntelligent RamElectrical EngineeringEngineeringEnergy Efficiency	1997	662
System-Level Performance Metrics for Multiprogram Workloads Stijn Eyerman, Lieven Eeckhout IEEE Micro EngineeringComputer ArchitectureSoftware EngineeringMultithreading (Computer Architecture)System-level Performance Metrics	2008	469
Lest we remember: cold boot attacks on encryption keys J. Alex Halderman, Seth David Schoen, Nadia Heninger, TU/e Research Portal (Eindhoven University of Technology)	2008	443
ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers Yoongu Kim, Dongsu Han, Onur Mutlu, EngineeringMultiprocessor SystemEdge ComputingHigh-performance ArchitectureMany-core Architecture	2010	429
Thread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior Yoongu Kim, Michael Papamichael, Onur Mutlu, Cluster ComputingHeterogeneous ComputingEngineeringComputer ArchitectureMemory Access	2010	411
SnowFlock H. Andrés Lagar-Cavilla, Joseph A. Whitney, Adin Scannell, Cluster ComputingEngineeringEdge ComputingHardware VirtualizationVm Fork Abstraction	2009	382
Self-Optimizing Memory Controllers Engin İpek, Onur Mutlu, José F. Martínez, ACM SIGARCH Computer Architecture News Off-chip Dram BandwidthMachine LearningEngineeringEdge ComputingHigh-performance Architecture	2008	369
Feedback Directed Prefetching: Improving the Performance and Bandwidth-Efficiency of Hardware Prefetchers Santhosh Srinath, Onur Mutlu, Hyesoon Kim, Hardware PrefetchersEngineeringVlsi DesignComputer ArchitectureMulti-channel Memory Architecture	2007	348
Why Aren't Operating Systems Getting Faster As Fast as Hardware? John K. Ousterhout	1990	337

Page 1