Demonstration of an electronic photonic integrated circuit in a commercial scaled bulk CMOS process

Abstract

We demonstrate the first photonic chip designed in a commercial bulk CMOS process (65 nm node) using standard process layers combined with scalable post-processing, enabling dense photonic integration with high-performance microprocessor electronics.