Settling time design considerations for SC integrators

Abstract

Using the return-ratio approach, a model is developed to optimize the switched-capacitor (SC) integrator settling time. This model is used to determine the phase margin of the open-loop amplifier to achieve minimum settling time as a closed-loop SC integrator. The sampling switch resistance affects the integrator settling time while the feedback switch resistance has negligible effect.