Module placement for analog layout using the sequence-pair representation

Abstract

This paper addresses the problem of device-level placement for analog layout. Different from most of the existent approaches employing basically simulated annealing optimization algorithms operating on flat Gellat-Jepsen spatial representations [2], we are using a more recent topological representation called sequence-pair