Publication | Closed Access
Time resolution of NMOS sampling switches used on low-swing signals
80
Citations
7
References
1998
Year
Electrical EngineeringSampling (Signal Processing)Cmos Line ReceiversVlsi DesignEngineeringClock RecoveryNmos SwitchAnalog DesignMixed-signal Integrated CircuitComputer EngineeringComputer ArchitectureTime ResolutionNmos Sampling SwitchMicroelectronicsSignal ProcessingElectronic Circuit
A number of recently reported CMOS line receivers and downconversion mixers are based on sampling. A key component in these designs is the NMOS sampling switch. It can sample a very high bandwidth signal, several GHz for a 0.8-/spl mu/m transistor. We present an expression for the aperture time for an NMOS switch when the input has low swing. The switch can, under this condition, be modeled as a device that determines a weighted average over time of the input signal. The weight function is derived. The aperture time function shows that the maximum theoretical time resolution for a switch in 0.8-/spl mu/m standard CMOS is 21 ps (/spl sim/48 Gb/s). SPICE simulations agree with the theory. Transient two-dimensional (2-D) device simulations do not contradict the predicted results. Experiments on a switch made in a 0.8-/spl mu/m standard CMOS process show successful sampling of every thirty second bit of a 5-Gb/s data stream.
| Year | Citations | |
|---|---|---|
Page 1
Page 1