IEEE Journal of Solid-State Circuits · 2010 · 75 citations · 35 references
EngineeringComputer EngineeringElectrical EngineeringAnalog ElectronicsLow-power DesignMicroelectronicsAnalog Integrated CircuitsCmos Circuit DesignDifferential AmplifiersLow-noise Circuit DesignLow-power Digital Circuit DesignMixed-signal Integrated Circuit DesignAnalog Circuit DesignCharge Pump CircuitsCharge Pump DesignCharge PumpsCmos Analog Circuit DesignCmos Analog Integrated CircuitsCommon-mode FeedbackLinearity
A low-power pipelined ADC topology is presented which uses capacitive charge pumps, source-followers, and digital calibration to eliminate the need for power-hungry opamps to achieve good linearity in a pipelined ADC. The differential charge pump technique achieves >10-bit linearity, and does not require an explicit common-mode-feedback circuit. The ADC was designed to operate at 50 MS/s in a 1.8 V, 0.18 ¿m CMOS process, where measured results show the peak SNDR and SFDR of the ADC to be 58.2 dB (9.4 ENOB), and 66 dB respectively. The ADC consumes 3.9 mW for all active circuitry and 6 mW for all clocking and digital circuits.
35