An overview of substrate noise reduction techniques

Abstract

This paper provides an overview of the recent circuit level and physical level substrate noise reduction techniques. Several of these techniques are compared for their advantages and disadvantages in "system-on-chip" applications.