Positive Feedback Frequency Compensation for Low-Voltage Low-Power Three-Stage Amplifier

Abstract

The use of a new frequency compensation scheme for a three-stage operational amplifier is presented. The use of a positive feedback compensation (PFC) is employed to improve frequency response when compared to nested Miller compensation. A set of design equations is derived to give insight into the sizing of the amplifier. In addition, some characteristics relevant to the low-voltage low-power circuits using operational amplifiers have been modeled. Finally, an optimization algorithm was used with the purpose of extracting the most efficient solution. The PFC is especially suitable for driving large capacitance loads. It improves frequency response, slew rate (SR), and settling time. Small compensation capacitors make it appropriate for integration in commercial CMOS processes. With an active area of 0.03 mm/sup 2/ and working at 1.5 V, the circuit dissipates 275 /spl mu/W, has more than a 100-dB gain, a gain bandwidth of 2.7 MHz, and 1.0 V/spl mu/s average SR while driving a 130-pF load. Both measured frequency and transient step response show that the amplifier is stable.