Efficient Data Access Management for FPGA-Based Image Processing SoCs

Abstract

In this paper, we propose a low-cost n-dimensional cache (nD-Cache) architecture for FPGA-based image and signal processing systems on chip (SoCs). The architecture allows efficient access to structured data such as in 2D or 3D images. We developed a theoretical model for our architecture. It gives a methodology to define the cachepsilas practical implementation based on the application and system parameters. Complexity and performance for selected image processing algorithms like jumping snake and 2D back-projection are measured and compared to classical solutions like associative caches. The architecture is shown to be efficient for tracking algorithm applications by exploiting spacial and temporal locality. Numerical results indicate that 50% improvement in run-time performance can be achieved.