Automatic Translation of VDM Specifications into Standard ML Programs

Abstract

This paper demonstrates how a syntax-directed editor, designed as an entry tool for VDM specifications, can produce executable prototypes by the automatic translation of VDM specifications into Standard ML programs. A small example of this translation process is given.