High speed differential I/O overview and design challenges on Intel enterprise server platforms

Abstract

In this paper, the high speed differential I/O buses which are used on Intel server platforms are explored. The characteristics of channel components are examined along with channel and I/O circuit design challenges. Statistical time domain and frequency domain methods are briefly discussed as start-of-art simulation tools.