Executing compressed programs on an embedded RISC architecture

Abstract

The difference in code size between RISC and CISC processors appears to be a significant factor limiting the use of RISC architectures in embedded systems. Fortunately, RISC programs can be effectively compressed.