Publication | Closed Access

Scheduling of conditional process graphs for the synthesis of embedded systems

Conditional Process GraphsEngineeringReal-time System DesignAutomationComputer EngineeringFormal MethodsProcess ControlSystems EngineeringComputer ArchitectureReal-time SystemsComputer ScienceSystem SynthesisEmbedded SystemsTimed SystemScheduling (Computing)Formal VerificationScheduling Analysis