IEEE Journal of Solid-State Circuits · 1986 · 20 citations · 7 references
EngineeringComputer EngineeringComputer ScienceComputer ArchitectureLow-power DesignMicroelectronicsIntegrated Circuit DesignMicroarchitecture DesignProcessor MicroarchitectureCycle TimeDesign MethodologyLow-power MicroarchitectureSilicon
SOAR (Smalltalk on a RISC), a 32-bit microprocessor designed for the efficient execution of compiled Smalltalk, is described. The chip, implemented in 4-/spl mu/m single-level metal NMOS technologies, has a cycle time of 400 ns. Pipelining allows an instruction to start each cycle with the exception of loads and stores. The processor contains 35700 transistors, is 320/spl times/432 mil, dissipates 3 W, and is assembled in an 84-lead pin grid array package. A design methodology that included a large CAD effort and provided functioning chips on first silicon was used. The SOAR hardware environment is a SUN workstation that includes a custom SOAR board and extra memory.
7
Reduced instruction set computers
David A. Patterson · Communications of the ACM · 1985 · 451 citations · Full text
George Radin · IBM Journal of Research and Development · 1983 · 112 citations
David Ungar, Ricki Blau, Peter Foley et al. · ACM SIGARCH Computer Architecture News · 1984 · 98 citations · Full text
David Ungar, Ricki Blau, Peter Foley et al. · 1984 · 82 citations · Full text