Publication | Closed Access
Zero-Sleep-Leakage Flip-Flop Circuit With Conditional-Storing Memristor Retention Latch
43
Citations
14
References
2011
Year
Hardware SecuritySleep LeakageElectrical EngineeringNon-volatile MemoryZero-sleep-leakage Flip-flop CircuitEngineeringConditional Storing CircuitComputer EngineeringComputer ArchitectureMemory DeviceSemiconductor MemoryMicroelectronicsNew Zero-sleep-leakage Flip-flop
In this paper, two new zero-sleep-leakage flip-flop (F-F) circuits are proposed to make the sleep leakage literally zero. At the sleep-in time, the F-F's data are transferred to memristor retention latch; thus, the F-F can be completely cutoff from the external power supply saving the energy leak during the sleep time. The conditional storing circuit in the F-F (type-2) can reduce switching power by 87% in storing the data than the F-F (type-1). And, the crossover time of the F-F (type-2) is shortened by 97% than the F-F (type-1).
| Year | Citations | |
|---|---|---|
Page 1
Page 1