SEU Tolerant Memory Using Error Correction Code

Abstract

With decreasing circuit lithography dimensions and increasing memory densities, an SEU may affect multiple adjacent memory cells. This paper presents an SEU hardened memory using error correction code that can correct single errors, double-adjacent errors, triple-adjacent errors and double-almost-adjacent errors. The proposed memory introduces small area, power and delay overheads.