A 14b 2.5GS/s 8-way-interleaved pipelined ADC with background calibration and digital dynamic linearity correction

B. Setterberg, K. Poulton, S. Ray, Dorit Huber, Valentin Abramzon, Gunter Steinbach, John Keane, Bernd Wuppermann, M. Clayson, R. A. Pasha,

2013 · 73 citations · 5 references

Concepts

Abstract

Metastable events in ADC comparators cause large errors that cannot be tolerated in test and measurement applications that record data over extended time intervals. This work utilizes BiCMOS technology to provide high dynamic range analog-to-digital conversion at 2.5GS/s with a metastable error rate of less than one error per year and better than 78dB SFDR over a 1GHz BW.

References

5