Publication | Closed Access

Delay and noise estimation of CMOS logic gates driving coupled resistive–capacitive interconnections

Noise EstimationElectrical EngineeringEngineeringCmos Logic GatesAnalog DesignCoupled Resistive–capacitive InterconnectionsComputer EngineeringDigital Circuit DesignMicroelectronics