Publication | Closed Access

Formal equivalence verification and debugging techniques with auto-correction mechanism for RTL designs

EngineeringProgram AnalysisMechanical VerificationSoftware TestingVerificationFormal MethodsComputer EngineeringSoftware EngineeringFormal Equivalence VerificationAuto-correction MechanismEquivalence CheckingComputer ScienceFormal TechniqueRtl DesignsComputer-aided VerificationSoftware AnalysisFunctional VerificationFormal Verification