2009 · 38 citations · 8 references
EngineeringComputer EngineeringComputer ScienceLow-power DesignMicroelectronicsSystem-on-chip DesignHardware AccelerationLeakage Power ReductionPower GatingPower ManagementPower OptimizationPower-aware DesignFine-grained Power GatingFine-grained Power ManagementLeakageLeakage PowerLeakage Power OptimizationLow-power MicroarchitecturePower ConsumptionPower-aware Microarchitecture
Geyser-1, a prototype MIPS R3000 CPU with fine grain runtime PG for major computational components in the execution stage is available. Function units such as CLU, shifter, multiplier and divider are power-gated and controlled at runtime such that only the function unit to be used is powered-on to minimize the leakage power. The evaluation results on the real chip reveals that the fine grain runtime PG mechanism works without electric problems. It reduces the leakage power 7% at 25°C and 24% at 80°C. The evaluation results using benchmark programs show that the power consumption can be reduced from 3% at 25°C and 30% at 80°C.
8
MiBench: A free, commercially representative embedded benchmark suite
Matthew R. Guthaus, Jeffrey Ringenberg, Daniel Ernst et al. · 2001 · 3.1K citations
A Design Approach for Fine-grained Run-Time Power Gating using Locally Extracted Sleep Signals
Kimiyoshi Usami, Naoaki Ohkubo · Proceedings, IEEE International Conference on Computer Design/Proceedings - IEEE International Conference on Computer Design · 2006 · 86 citations
Engineering, Computer Engineering, Electrical Engineering +17
A fine-grain dynamic sleep control scheme in MIPS R3000
Naomi Seki, Lei Zhao, Jo Kei et al. · 2008 · 42 citations
Engineering, Computer Engineering, Electrical Engineering +17