IEEE/ACM Transactions on Networking · 2011 · 27 citations · 29 references
ComputingComputer ScienceComputer SystemsComputer NetworksDistributed SystemsSchedulingDistributed SchedulingGraph AlgorithmsNetwork OptimizationNetwork SwitchingScheduling TheoryGraph OptimizationGreedy HeuristicsInput-queued SwitchingInterferenceInterference ConstraintsNetwork GraphsSwitch SchedulingThroughput
Efficient operation of wireless networks and switches requires using simple (and in some cases distributed) scheduling algorithms. In general, simple greedy algorithms (known as Greedy Maximal Scheduling, or GMS) are guaranteed to achieve only a fraction of the maximum possible throughput (e.g., 50% throughput in switches). However, it was recently shown that in networks in which the Local Pooling conditions are satisfied, GMS achieves 100% throughput. Moreover, in networks in which the σ-Local Pooling conditions hold, GMS achieves σ% throughput. In this paper, we focus on identifying the specific network topologies that satisfy these conditions. In particular, we provide the first characterization of all the network graphs in which Local Pooling holds under primary interference constraints (in these networks, GMS achieves 100% throughput). This leads to a linear-time algorithm for identifying Local-Pooling-satisfying graphs. Moreover, by using similar graph-theoretical methods, we show that in all bipartite graphs (i.e., input-queued switches) of size up to 7 × <i xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">n</i> , GMS is guaranteed to achieve 66% throughput, thereby improving upon the previously known 50% lower bound. Finally, we study the performance of GMS in interference graphs and show that in certain specific topologies, its performance could be very bad. Overall, the paper demonstrates that using graph-theoretical techniques can significantly contribute to our understanding of greedy scheduling algorithms.
29
J. Fields · 2001 · 4.1K citations
Impact of interference on multi-hop wireless network performance
Kamal Jain, Jitendra Padhye, Venkata N. Padmanabhan et al. · 2003 · 1.6K citations
Achieving 100% throughput in an input-queued switch
Nick McKeown, A. Mekkittikul, V. Anantharam et al. · IEEE Transactions on Communications · 1999 · 855 citations
The throughput of data switches with and without speedup
J. G. Dai, Balaji Prabhakar · 2002 · 471 citations