Publication | Closed Access

An on-chip cache compression technique to reduce decompression overhead and design complexity

Hardware SecuritySystem On ChipDesign ComplexityEngineeringVlsi DesignHigh-performance ArchitectureComputer DesignComputer EngineeringComputer ArchitectureComputer ScienceDecompression OverheadParallel ComputingMicroelectronicsMulti-channel Memory Architecture