2010 · 14 citations · 24 references
EngineeringCommunicationElectrical EngineeringAnalog ElectronicsDigital CommunicationPhotonicsAnalog FiltersClock ManagementCmos Circuit DesignDigital Signal ProcessingFiber OpticsFiber-optic CommunicationAdaptive EqualizationChromatic Dispersion CompensationClock Data RecoveryDispersion CompensationEqualizationJitter CompensationMultimode DispersionMultimode Fibers
A 10 Gb/s adaptive analog decision feedback equalizer (DFE) with 6 taps is realized in 0.13 μm CMOS. A modified Cherry-Hooper stage is designed as the delay element in the feed-forward path. An analog implementation of the LMS algorithm is used to continuously adapt the feedback filter coefficients. A clock and data recovery (CDR) circuit is used to extract the clock from the DFE output. The adaptive DFE dissipates 452 mW and can equalize PRBS data corrupted by a 300m-long multimode fiber (MMF) achieving BER <; 10 <sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">-13</sup> .
24
Clock recovery from random binary signals
John Alexander · Electronics Letters · 1975 · 309 citations
Engineering, Computer Engineering, Electrical Engineering +16