Publication | Closed Access

LSI implementation of a low-power 4×4-bit array two-phase clocked adiabatic static CMOS logic multiplier