2008 · 48 citations · 9 references
EngineeringComputer EngineeringHigh-performance ComputingCompilersComputer ArchitectureField-programmable Gate ArraysAccelerator ArchitectureAccelerator IntegrationFpga ArchitectureHardware AccelerationInstruction Set ArchitectureReconfigurable AcceleratorsAccelerator MicroarchitectureAcceleratorsC-based Fpga ProgrammingCompiler SupportField-programmable Gate Array AcceleratorsHigh-performance Computing SystemsSource Code ModificationVhdl
This paper describes CHiMPS, a C-based accelerator compiler for hybrid CPU-FPGA computing platforms. CHiMPS’s goal is to facilitate FPGA programming for high-performance computing developers. It inputs generic ANSIC code and automatically generates VHDL blocks for an FPGA. The accelerator architecture is customized with multiple caches that are tuned to the application. Speedups of 2.8x to 36.9x (geometric mean 6.7x) are achieved on a variety of HPC benchmarks with minimal source code changes.
9
Garp: a MIPS processor with a reconfigurable coprocessor
John R. Hauser, John Wawrzynek · 2002 · 794 citations
Hardware-software co-design of embedded reconfigurable architectures
Yanbing Li, T. K. Callahan, Ervan Darnell et al. · 2000 · 240 citations
NAPA C: compiling for a hybrid RISC/FPGA architecture
Maya Gokhale, Janice M. Stone · 2002 · 171 citations
Evaluation of the streams-C C-to-FPGA compiler
Janette Frigo, Maya Gokhale, Dominique Lavenier · 2001 · 100 citations
Platform-Based Behavior-Level and System-Level Synthesis
Jason Cong, Yiping Fan, Guoling Han et al. · 2006 · 74 citations