Equivalence of Memory to “Random Logic”

Abstract

A model of the design process for computer logic is used to estimate the number of bits of memory required to replace a so-called “random logic” circuit. The model can also be used to compare the respective time delays of array logic and random logic.