Concepedia

Publication | Closed Access

A trimless 16b digital potentiometer

23

Citations

3

References

1984

Year

P. Holloway

Unknown Venue

Abstract

Inherent 16b monotonicity overtime and temperature has been achieved in a voltage-segment DAC structure implemented in an N-well CMOS bipolar process by potentiometrically buffering a cascaded second stage across adjacent taps of an untrimmed resistor string. Settling time to 1/2 LSB is 3μs.

References

YearCitations

Page 1