2011 · 49 citations · 11 references
Hardware SecurityGpu ArchitectureEngineeringQuantum ComputingHardware AccelerationHardware AlgorithmComputer EngineeringIterative DecodingComputer ArchitectureQc-ldpc DecoderGpu-based LdpcParallel ProgrammingComputer ScienceMemory Access LatencyGpu-based ImplementationParallel ComputingGpu ClusterGpu Computing
The graphics processor unit (GPU) is able to provide a low-cost and flexible software-based multi-core architecture for high performance computing. However, it is still very challenging to efficiently map the real-world applications to GPU and fully utilize the computational power of GPU. As a case study, we present a GPU-based implementation of a real-world digital signal processing (DSP) application: low-density parity-check (LDPC) decoder. The paper shows the efforts we made to map the algorithm onto the massively parallel architecture of GPU and fully utilize GPU's computational resources to significantly boost the performance. Moreover, several efficient data structures have been proposed to reduce the memory access latency and the memory bandwidth requirement. Experimental results show that the proposed GPU-based LDPC decoding accelerator can take advantage of the multi-core computational power provided by GPU and achieve high throughput up to 100.3Mbps.
11
Low-density parity-check codes
Robert G. Gallager · IEEE Transactions on Information Theory · 1962 · 10.5K citations
Engineering, Joint Source-channel Coding, Iterative Decoding +12
Reduced-Complexity Decoding of LDPC Codes
J. Chen, Ajay Dholakia, Evangelos Eleftheriou et al. · IEEE Transactions on Communications · 2005 · 916 citations