Publication | Open Access
The impact of hyper-threading on processor resource utilization in production applications
40
Citations
6
References
2011
Year
Unknown Venue
Cluster ComputingEngineeringComputer ArchitectureEducationMultithreading (Computer Architecture)Pmu DataPerformance IssueProductivityHigh-performance ArchitectureModeling And SimulationWorkload CharacterizationParallel ComputingManycore ProcessorFunctional Unit PipelinesComputer EngineeringComputer ScienceProduction ApplicationsProcessor Resource UtilizationParallel Performance EvaluationMany-core ArchitectureMultiprocessor SystemParallel ProgrammingTechnology
Intel provides Hyper-Threading (HT) in processors based on its Pentium and Nehalem micro-architecture such as the Westmere-EP. HT enables two threads to execute on each core in order to hide latencies related to data access. These two threads can execute simultaneously, filling unused stages in the functional unit pipelines. To aid better understanding of HT-related issues, we collect Performance Monitoring Unit (PMU) data (instructions retired; unhalted core cycles; L2 and L3 cache hits and misses; vector and scalar floating-point operations, etc.). We then use the PMU data to calculate a new metric of efficiency in order to quantify processor resource utilization and make comparisons of that utilization between single-threading (ST) and HT modes. We also study performance gain using unhalted core cycles, code efficiency of using vector units of the processor, and the impact of HT mode on various shared resources like L2 and L3 cache. Results using four full-scale, production-quality scientific applications from computational fluid dynamics (CFD) used by NASA scientists indicate that HT generally improves processor resource utilization efficiency, but does not necessarily translate into overall application performance gain.
| Year | Citations | |
|---|---|---|
Page 1
Page 1