SIAM Journal on Computing · 1984 · 297 citations · 13 references
ComputingComputer ScienceMathematicsAlgorithmsCircuit TheoryTheory Of ComputationAlgorithmic ComplexityBoolean AlgebraCircuit ComplexityComplexity TheoryComputational ComplexitySpace ComplexityBoolean FunctionsCircuit Upper BoundsComplexity Of Boolean FunctionsConstant-depth CircuitsGraph ConnectivityInteger MultiplicationPolynomial-size CircuitsUpper Bounds
The purpose of this paper is to study reducibilities that can be computed by combinational logic networks of polynomial size and constant depth containing AND's, OR's and NOT's, with no bound placed on the fan-in of AND-gates and OR-gates. Two such reducibilities are defined, and reductions and equivalences among several common problems such as parity, sorting, integer multiplication, graph connectivity, bipartite matching and network flow are given. Certain problems are shown to be complete, with respect to these reducibilities, in the complexity classes deterministic logarithmic space, nondeterministic logarithmic space, and deterministic polynomial time. New upper bounds on the size-depth (unbounded fan-in) circuit complexity of symmetric Boolean functions are established.
13
Introduction to automata theory, languages, and computation
Computer Languages · 1980 · 6.9K citations
Parallelism in random access machines
Steven Fortune, James Wyllie · 1978 · 885 citations
Random walks, universal traversal sequences, and the complexity of maze problems
Romas Aleliunas, Richard M. Karp, Richard J. Lipton et al. · 1979 · 705 citations