IEEE Transactions on Circuits and Systems I Regular Papers · 2015 · 63 citations · 26 references
EngineeringBiomedical EngineeringElectrical EngineeringAnalog ElectronicsInstrumentationLow-power DesignAnalog InstrumentationAnalog Integrated CircuitsAnalog IntegrationBiomedical InstrumentationCmos Circuit DesignMedical InstrumentationAnalog Front-end CircuitsAnalog-digital ConversionAnalog-to-digital ConversionAnalog-to-digital Converter DesignAnalog-to-digital ConvertersBandwidthCmos Analog Circuit DesignPower Consumption
In battery-powered medical instrumentation, the resolution and signal bandwidth of analog-to-digital converters (ADCs) have to be adapted to the needs of the application to avoid power wastage. This paper presents a reconfigurable successive approximation register (SAR) ADC implemented in 130 nm CMOS that resolves 5-14 bit with a maximum achievable effective number of bits (ENOB) of 13.5 using non-subtractive dither. In the proposed ADC design, the power consumption can be traded for accuracy to improve the energy efficiency and extend its application range, while reducing system integration complexity. A figure-of-merit (FoM) of 59 fJ/conversion is achieved at 1.2 V supply and the converter occupies an area of 0.42 mm <sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">2</sup> . Measurement results of the ADC integrated in a multi-channel analog front-end (AFE) circuit show the suitability of the ADC for portable medical monitoring devices.
26
A low-noise self-calibrating dynamic comparator for high-speed ADCs
Masaya Miyahara, Yusuke Asada, Daehwa Paik et al. · 2008 · 414 citations
Engineering, Computer Engineering, Electrical Engineering +17
A theory of nonsubtractive dither
Robert A. Wannamaker, Stanley P. Lipshitz, John Vanderkooy et al. · IEEE Transactions on Signal Processing · 2000 · 239 citations