SPICE simulation methodology for system level ESD design

Abstract

A SPICE simulation methodology to design an isolation impedance network against the residual pulse from IEC 61000–4–2 stress for the system level ESD protection using the TLP data of transient voltage suppressors and IC interface pins is presented. Case studies are used to demonstrate the usage of this methodology.