A multistage delta-sigma modulator without double integration loop

Abstract

A delta-sigma modulator using two interleaved single integration loops to reduce quantization noise by 20dB will be described. The technique avoids the instability of a double integration loop and demonstrates 14b resolution. A 1.5μm CMOS IC operates from a single 5V supply.